The influence of different gate-layout geometries on a cascode nMOSFET's transit frequency was studied. Four cascode nMOSFET transistors were fabricated using different interdigitized gate layout geometries. Furthermore, a conventional cascode transistor was fabricated in order to compare it with the proposed interdigitized layouts. The transistors were measured on-wafer and the maximum transit frequency was extracted from the de-embedded transistor parameters. The de-embedding fixtures were designed for these cascode transistors in order to be able to supply DC bias to the gates, drain, and source. The interdigitized cascode with single-sided contacts in a multi-finger polysilicon gate was found to have the highest transit frequency. This implies that the parasitic parallel capacitance from gate to substrate has a greater effect on the transit frequency than the gate resistance in a interdigitated cascode transistor. The cascode transistors were fabricated using a three-metal-layer, double poly 0.35 m CMOS process.
Introduction
The scale-down trend of the CMOS technology has enabled it to become a respectable RF technology [1] . Multi-finger gate layout geometries are employed in high frequency MOSFETs in order to improve the RF performance [2] . The multi-finger structure decreases the gate resistance. However, the single polysilicon fingers have to be connected as one whole gate in order to supply the desired signal to all gate fingers. The gate fingers can be connected employing single-or double-sided contacts. Furthermore, double-sided contacts help to decrease the gate resistance if compared to single-sided contacts. In addition, the double-sided contacts increase the parallel capacitance to the substrate, which may degrade the transit frequency of the transistor.
A cascode circuit is frequently used in high frequency integrated circuits, such as in low noise amplifiers (LNAs) or mixers. It offers a twofold advantage: A cascode stage isolates the input from the miller-capacitor, increasing the AC gain. Thus, greater isolation and larger gain are attained. However, a possible disadvantage in a cascode transistor is that two transistors are stacked. This implies that the supply voltage has to be at least two times the threshold voltage of the transistors. Nevertheless, greater gain and good isolation are desired features, and hence a cascode stage is commonly used.
The aim of this study is to find proper gate-layout geometry for the proposed interdigitized RF NMOS cascode transistor in order to achieve the highest transit frequency. In addition, an experimental comparison of a conventional cascode and the interdigitized cascodes is made. The fabricated cascode transistors were measured in nine different bias points on a frequency range from 45 MHz to 20 GHz. Furthermore, the de-embedding of the measured transistor parameters was carried out using shieldbased test fixtures and in-fixtures. The used test fixture has 1 e-mail: tero.kaija@tut.fi two ports for S-parameter measurement and one additional port for DC-bias supply. This fixture is described in detail in the third paragraph.
The cascode transistor
The cascode transistor consists of two individual transistors, as shown in Fig. 1 .
T1 is a common-gate connected load transistor and T2 is the amplifying transistor. The layout of the cascode transistor can be drawn in two ways, denoted as conventional or interdigitized layout. The cores of the conventional and the proposed interdigitized layouts are shown in Fig. 2a and Fig. 2b , respectively. Interdigitized RF NMOS cascode is constructed by embedding T1 and T2 together as shown in Fig. 2b . Moreover, the interdigitized layout has favourable RF properties. By combining the source diffusion of the cascode transistor with the drain diffusion of the amplifying transistor, the corresponding junction capacitances and parasitic resistances are reduced. Another advantage in the interdigitized structure is the compact layout of the cascode transistor, which reduces the die area used.
The maximum transit frequency (f T ) is defined for the MOS transistor [3] by
where
The term g m in (1) is the transconductance of the device. W and L are the width and length of the transistor gate and C ox is the oxide capacitance per unit area. It can be calculated as defined in [3] :
where o is the free-space permittivity, K o is the dielectric constant of the oxide, and x o is the oxide thickness. The C ox capacitance forms between the nMOS transistor gate and the p-substrate. As seen from (1), the gate capacitance should be small in order to attain high transit frequency. On the other hand, the transistor transconductance should be as high as possible. The process design rules dictate the minimum gate width and length. As RF nMOS transistors are multi-fingered, the fingers have to be connected together. This connection adds a parasitic capacitance from gate to substrate. However, this connection is mandatory in order to supply the desired signal to all gate fingers. The gate fingers can be connected using single-sided or double-sided contacts. This causes an overlap capacitance from gate to bulk, since the connection between gate fingers is not on top of the active device. Nevertheless, the single-sided contact does not increase the amount of overlap capacitance as much as the double-sided contacts. On the other hand, the gate resistance is greater when single-sided contacts are used. Finally, the gate resistance and the overlap capacitance create an RC network, causing a certain delay. Different layout solutions can be used to optimize the balance between the gate resistance and the overlap capacitance.
In conclusion, the RC delay should be as small as possible to gain high transit frequency. Four different gate layouts for a single interdigitized cascode nMOS transistor were fabricated in order to study which gate layout geometry gives highest transit frequency. Furthermore, a conventional cascode transistor was fabricated to compare its performance with a corresponding interdigitized counterpart. A detailed view of the proposed cascode transistors is given in Fig. 3 . The cascode gate layouts are arranged as follows: single-sided thin (Fig. 3a) , single-sided thick (Fig. 3b) , double-sided thin (Fig. 3c) , double-sided thick (Fig. 3d) , and conventional cascode (Fig. 3e) . All the fabricated transistors have the same size. The number of gate fingers is 16, the width of the cascode transistor is 12 m, and the gate length is 0.4 m.
In Fig. 3a , the single-sided thin gate layout is designed to have as small overlap capacitance from gate to bulk, gate to source fingers, and gate to drain fingers as possible. Poly (polysilicon) layer is not used to connect all the gate fingers, since poly has a large capacitance to bulk. Only finger pairs have been connected with poly. A second metal layer is employed to connect the gate finger pairs at both sides of the transistor. However, contacts are required to move upper metal levels. These contacts from poly layer via first metal layer to second metal layer increase the gate resistance. The extra resistance caused by the contact between poly and the second metal layer is decreased in the single-sided thick layout shown in Fig. 3b . The poly areas are made wider, which makes it possible to increase the number of contacts. However, the wider poly areas increase the capacitance from gate to bulk. The double-sided layouts help further to decrease the gate resistance, but they increase the parasitic capacitances. The double-sided thin gate layout in Fig. 3c connects the gate fingers from both ends. The poly areas are narrow in order to keep the parasitic capacitances small. Hence, the number of contacts between poly and metal is small. In the Fig. 3d , the double-sided thick gate layout was designed to further decrease the resistance caused by increasing the number of contacts. The double-sided thick gate layout has the greatest parasitic capacitances when set against the gate layouts in Figs. 3a-3c . On the other hand, the gate resistance is minimized in the double-sided thick gate layout. The conventional cascode transistor shown in Fig. 3e is a simple connection between two individual transistors. The source of the first transistor (T1) is connected to the drain of the second transistor (T2) using metallization. This connection increases parasitic resistance and capacitance to the structure, since two separate transistors are connected with metal leads. These parasitics are expected to degrade the performance significantly.
The measurements
Since the cascode transistors were measured on-wafer, a test fixture is needed to make possible a connection between probetips and the terminals of the transistor. However, the test fixture itself causes significant parasitics in the measurement environment. This implies that careful de-embedding procedure was needed. Shield-based test structures were chosen for this study. Shield-based test fixtures were originally presented in [4] . The cascode transistor measurements required a special three-port test fixture. A three-port ground-shielded test fixture was introduced in [5] . However, the three-port test fixture layout in [5] was not suitable for the CMOS process used, since the wide metal lead connected to the transistor gate caused a design rule error. To overcome this problem, a test fixture was designed as shown in Fig. 4 .
The DC bias is supplied using a long and thin top metal lead. The DC bias is connected to the gate of the cascode transistor using relatively long and thin lead. However, this does not cause a significant voltage drop over the metal lead since the current to the gate is regarded as negligible.
The de-embedding was carried out using the Improved ThreeStep De-embedding method presented in [6] . This de-embedding method requires open, short1, short2, and thru in-fixtures. Short1 and short2 were combined to form a single short in-fixture since the test fixture is symmetrical in our case. The different interdigitized gate layout geometries do not significantly affect the size of the transistor. That is why the same set of de-embedding in-fixtures was used to de-embed the measured parameters of all the cascode transistors. Moreover, if the size of the transistor were to change distinctly, it would be possible to use the scaling procedure of the ground-shielded open in-fixture suggested in [7] . Two-port S-parameters for the cascode transistors were measured in a frequency range from 45 MHz to 20 GHz and the number of collected datapoints was 201. Furthermore, the cascode transistors were measured in nine different bias points. These bias points are listed in Fig. 5 . After careful de-embedding had been carried out, the maximum transit frequency was extracted from the de-embedded two-port S-parameters.
Finally, it is emphasized that the light in the microscope of the probe station should be dimmed as measurement takes place. It is the author's own experience that the light beam of the microscope and the heat generated by the light itself cause severe disturbance in measurement. 
Results and discussion
Maximum transit frequency (often called intrinsic cut-off frequency) is a common figure of merit in evaluating high frequency performance of a transistor. In order to calculate the transit frequency from measured S-parameters, the S-parameters have to be converted to h-parameters. The conversion formulas can be found e.g. in [8] . The extraction of transit frequency requires that the h 21 parameter be calculated.
The transit frequency f T of the transistor is defined as the frequency at which the |h 21 | reaches the value '1'. The term f T was calculated for the four interdigitized cascode transistors and the conventional cascode transistor in nine different bias points, resulting in a total number of 45 f T values. The resulting transit frequency values versus bias points are shown in Fig. 5 .
It is seen from Fig. 5 that clearly one of the five gate layout geometries provides higher transit frequency values than the other four. The thin single-sided gate layout is shown to have a transit frequency, which is higher by 20-69% than the transit frequency of the other layouts at the same bias points. The experimental results have shown that the gate layout topology has a significant influence on the cascode transistor f T -value. The thin single-sided gate layout is found experimentally to be the best choice among the four demonstrated interdigitized layouts. The overlap capacitance from gate to bulk is the smallest in the thin single-sided gate layout. Finally, this leads to the fact that the thin single-sided gate layout has the highest transit frequency.
The conventional cascode layout gives the lowest transit frequency, as was expected. It is worth noticing that the performance of the conventional cascode transistor is below the performance of every interdigitized cascode transistor, even though two of the interdigitized transistors have wide doublesided gate contacts. Thus, the wide double-sided gate contacts cause excessive parasitic capacitance from gate to bulk. The area used in the conventional and interdigitized cascode transistor is roughly the same; the conventional area is 1023 m 2 and the interdigitized area is 944 m 2 . The area of the transistor was calculated using the boundary-box definition. Since the active area used is quite the same in conventional and interdigitized layouts, the difference in transit frequency between a conventional and interdigitized cascode cannot be explained by the size difference alone. Moreover, the performance degradation in the conventional cascode transistor is a sum of different factors. For instance, the conventional MOSFET cascode has source and drain contacts in transistors T1 and T2. Because of the source and drain contacts, a parasitic resistance is formed between T1 source and T2 drain when T1 and T2 are connected to the cascode, as shown in Fig. 1 . The interdigitized layout combines the source diffusion of T1 with the drain diffusion of T2, which reduces the aforementioned parasitic resistance and increases transconductance. Furthermore, the junction capacitances are also reduced when the diffusions are combined in the interdigitized layout. These advantages combined with the low overlap capacitance gate layout make the use of a single-sided thin gate interdigitized cascode transistor desirable. The above conclusion is based on the extracted transit frequencies. The noise figure of the transistor is a second important figure of merit. For instance, if a cascode stage is used in LNA design, the noise parameters of the cascode transistor should be known in order to make accurate circuit simulations possible. The noise data for the fabricated transistors have not been measured and the noise analysis of the cascode transistors is left for further study. However, it is expected that the single-sided thin gate layout does not give the smallest noise figure since the gate resistance is greater if compared to double-sided gate layouts. In addition, the singlesided thin gate layout interdigitized cascode transistor can be used e.g. in mixer circuit designs, even though precise noise parameters are not available yet. This is because the noise figure of the mixer tends to be considerable. Representative mixer noise figures have ranged from 10 to 15 or more [9] . To sum up, the singlesided thin gate layout can be found useful because of its high f T value.
Conclusions
Four different modified gate layouts for an interdigitized cascode nMOS transistor have been proposed. The four interdigitized gate layouts were designed to be different compromises between gate resistance and parasitic overlap capacitance from gate to bulk, gate to source, and gate to drain. Experimental results show that the interdigitized cascode transistor with single-sided thin gate layout provides from 20% to 69% higher transit frequency than the other proposed interdigitized layouts. Furthermore, a conventional cascode transistor was fabricated. The interdigitized cascode transistors were found to have much higher transit frequency than conventional cascode transistor. It remains for future work to measure the noise parameters of the fabricated cascode transistors.
